Memory Barriers · Ordering Across Cores
unseel.com · Fences, store buffers, acquire/release
Model x86 TSO
Reorder violations 0
Stage cores idle
Core / register
Store buffer entry
Reorder / stale load
Fence drained
Unseel.com · Memory Barriers