Manufacturing

Photolithography (EUV)

13.5 nm light, $300M ASML machines, transistors smaller than a virus

EUV photolithography projects a circuit pattern onto a silicon wafer using extreme ultraviolet light at 13.5 nm wavelength. A laser-pulsed tin droplet plasma source generates the EUV; mirrors (not lenses — EUV is absorbed by glass) reflect the patterned mask onto wafer-coated photoresist. Each ASML NXE:3800E exposure prints a 26 mm x 33 mm field in roughly 1 second. Used at TSMC N3E for around 292M transistors per mm². Without EUV, modern 3 nm logic is impossible; double-patterning multiplies cost and defects.

  • EUV wavelength13.5 nm
  • SourceTin droplet plasma, 50,000/sec
  • MaskReflective, 6x scale
  • Optics6 multilayer mirrors
  • Throughput220 wafers/hour (NXE:3800E)
  • Machine cost~$200M (NXE), $300–400M (High-NA EXE)

Interactive visualization

Press play, or step through manually. The visualization is yours to drive — try it before reading on.

Open visualization fullscreen ↗

Watch the 60-second explainer

A condensed visual walkthrough — narrated, captioned, under a minute.

Why EUV matters

  • Transistor density. N3E reaches 292M transistors per mm², a 50x increase over 28 nm in 15 years.
  • Mobile SoC progress. Apple A19, Qualcomm Snapdragon 8 Gen 5, MediaTek Dimensity 9500 all use EUV-printed metal layers.
  • Single-exposure economics. One EUV pass replaces two to four 193 nm DUV passes, cutting cycle time roughly in half.
  • Geopolitical concentration. ASML in the Netherlands is the sole source of EUV scanners; Zeiss is the sole optics supplier; Cymer (now ASML) is the sole source. Export controls block sales to China.
  • Defect cost. A single particle on a $400,000 mask can scrap millions of dollars of wafers; pellicle technology and inspection are gating constraints.
  • Power density. Modern AI accelerators (H100, MI300, TPU v5) depend on EUV-defined dense SRAM and metal stacks; without EUV, the wafers would be 2-3x larger.

Common misconceptions

  • "EUV is X-ray." No. X-rays start around 0.01 nm and use very different optics. EUV at 13.5 nm sits between deep UV and soft X-ray, with its own multilayer-mirror physics.
  • "Any company can buy a machine." ASML produces roughly 50 to 60 EUV scanners per year and ships only to TSMC, Samsung, Intel, SK hynix, and Micron. US export rules forbid sales to mainland China since 2023.
  • "Smaller is always better." Yield, cost-per-die, and design rules matter more than raw node size. A 5 nm chip with 95% yield beats a 3 nm chip with 60% yield in cost-per-good-die.
  • "3 nm means a 3 nm feature." The "3 nm" name is marketing. Actual minimum metal pitch on N3E is around 23 nm, and gate pitch around 45 nm. Node names stopped tracking physical dimensions around 22 nm.
  • "EUV replaces DUV." Most layers on a 3 nm chip are still patterned with 193 nm immersion DUV. EUV is reserved for the densest critical metal and via layers, around 10 to 20 layers out of 80-plus total.
  • "Exposure is the bottleneck." Source power, photoresist sensitivity, mask defectivity, and pellicle survivability often gate throughput more than raw mirror optics.

Frequently asked questions

How does EUV light get made?

Inside the source vessel, molten tin droplets about 25 micrometers across fall at 50,000 per second. A high-power CO2 laser fires a pre-pulse to flatten each droplet into a pancake, then a 25 kW main pulse vaporizes it into plasma at roughly 220,000 K. The plasma emits a narrow band of light, including the 13.5 nm EUV line. A collector mirror focuses this light into the scanner. Conversion efficiency is only around 5%, so generating useful EUV power requires hundreds of kilowatts of CO2 laser input.

Why mirrors instead of lenses?

At 13.5 nm, every known transparent material absorbs the light, including fused silica, quartz, and CaF2 used at 193 nm DUV. Glass simply will not transmit EUV. Instead the optical path uses six to ten reflective mirrors coated with 40 to 50 alternating bilayers of molybdenum and silicon, each layer tuned to a quarter wavelength so reflections add coherently. Even with this Bragg stack each mirror reflects only about 70%, so a six-mirror system delivers around 12% of source light to the wafer. The whole optical path runs in vacuum because EUV is also absorbed by air.

What is double-patterning and why is EUV better?

Before EUV, foundries pushed 193 nm immersion DUV below its diffraction limit by splitting one mask into two, three, or four exposures, each printing a subset of features. This is double, triple, or quadruple patterning. Each extra exposure adds a full lithography cycle: coat, expose, develop, etch, plus overlay metrology. A single dense metal layer at 7 nm could need four DUV exposures versus one EUV exposure. EUV's shorter wavelength and higher numerical aperture (0.33 today, 0.55 with High-NA) prints features in a single shot, halving cycle time and reducing alignment-error stack-up.

How small is the resulting transistor?

The minimum metal pitch on TSMC N3E is around 23 nm, gate pitch around 45 nm, and a single 6T SRAM cell occupies 0.0199 square micrometers. A FinFET fin is roughly 6 nm wide. Density on a high-density library reaches roughly 292 million transistors per square millimeter. Compared to a 28 nm node from 2011 (approximately 5 million transistors per square millimeter) that is a 50-plus times shrink. To picture it, a transistor gate is now smaller than the SARS-CoV-2 virion (about 100 nm), and the fin is comparable to a strand of DNA in width.

What is High-NA EUV?

Numerical aperture (NA) is the sine of the half-angle of light a lens or mirror system can collect. Standard EUV scanners have NA = 0.33; High-NA EUV (the EXE:5000 series) raises this to 0.55. Higher NA means smaller resolvable features (resolution roughly k1 times wavelength divided by NA). The mirrors are larger and anamorphic — magnification is 4x in one axis but 8x in the other to keep the mask manageable — so each exposure field is half-height (16.5 mm rather than 33 mm). Throughput drops, but a single High-NA exposure replaces what would need EUV double-patterning at the 2 nm node.

How do you protect the mask from defects?

EUV masks are reflective multilayer Mo/Si stacks with a patterned absorber on top. A single particle a few tens of nanometers across can ruin every wafer printed afterward, and one mask costs $300,000 to $500,000. Protection uses a pellicle, a freestanding membrane held a few millimeters above the mask, so airborne particles land on the pellicle (out of focus) instead of on the absorber. EUV pellicles are extraordinarily hard to make: they must transmit better than 90% at 13.5 nm and survive several kilowatts per square centimeter of EUV flux without sagging or burning. Modern pellicles are roughly 30 nm thick polysilicon membranes.